

Platform : CFL_H+N17E-G1

PAGE CONTENT

- | | |
|----------------------------------|-------------------------------|
| 1. INDEX | 40. VCC SW |
| 2. SYSTEM BLOCK DIAGRAM | 41. +1.2VS/+2.5VS |
| 3. POWER DIAGRAM & SEQUENCE | 42. VCCGT / VCORE |
| 4. GPIO & Power Consumption | 43. VCCSA |
| 5. CPU SKL-H : DDR4 CH-A | 44. TP/LED/WEBCAM/USB |
| 6. CPU SKL-H : DDR4 CH-B | 45. Intel Lan(I217) |
| 7. CPU SKL-H : PEG/DMI | 46. GFX-PCIE |
| 8. CPU SKL-H : DDI/EDP | 47. FrameBuffer A |
| 9. CPU SKL-H : MISC/CLK/JTAG/CF | 48. FrameBuffer A_VRAM |
| 10. CPU SKL-H : GND | 49. FrameBuffer A_VRAM |
| 11. CPU SKL-H : VCC | 50. Frame Buffer B |
| 12. CPU SKL-H : VCCGT/VCCGT_X | 51. Frame Buffer B-VRAM |
| 13. CPU SKL-H : VCCSA/VCCIO/VDDQ | 52. Frame Buffer B-VRAM |
| 14. CPU SKL-H : VCCOPC/RSVD | 53. PEX_VDD/3V3_ON |
| 15. CPU SKL-H : RSVD | 54. GFX NVDD FBVDDQ_MEM |
| 16. PCH SKL-H : SPI | 55. Decoupling capacitor |
| 17. PCH SKL-H : DMI/PCIE/USB | 56. Unused IPFA_B_C_D_E_F |
| 18. PCH SKL-H : SATA/PCIE | 57. BIOS,XTAL ,External SS ,M |
| 19. PCH SKL-H : AUDIO/SMBUS/JTAG | 58. GPIO, Thermal Sensor, I2C |
| 20. PCH SKL-H : DDI CONTROL | 59. STRAP |
| 21. PCH SKL-H : USB3/LPC | 60. SV3H612V 3D VOL |
| 22. PCH SKL-H : CLK | 61. change list1 |
| 23. PCH SKL-H : POWER | 62. change list2 |
| 24. PCH SKL-H : GSP/UART/I2C | 63. change list3 |
| 25. PCH SKL-H : GND/RSVD | |
| 26. DDR4 SODIMM-A | |
| 27. DDR4 SODIMM-B | |
| 28. EDP | |
| 29. HDMI | |
| 30. EC IT8528E/BIOS/KB CONN | |
| 31. PSW/HIGH-SPEED | |
| 32. HDD/ODD /MINI CARD | |
| 33. LAN RTL8118AG | |
| 34. CODEC(ALC269Q)/INT MIC/SPKR | |
| 35. EXT_MIC/USB/FAN/G-sen | |
| 36. BATT IN/CHARGER(OZ8690) | |
| 37. DC IN/TPM/D-Resis/HOLE | |
| 38. +5VA/+3.3VA | |
| 39. +1.0VA_PCH/VCCIO | |


M/B Schematic Version Change List

[illegible]


Daughter Board Schematic Version Change List


[illegible]


SYSTEM BLOCK DIAGRAM




POWER ON SEQUENCE








| | | | |
|--|----------------------------|-------------------------------|------------|
|  同方国际信息技术有限公司 | | Tong Fang(Suzhou) | |
| Export Processing Zong, No. 200 Cenrtal SuHong Road Suzhou Industrial Park, China | | TEL: 0512-62829228 <OrgAddr4> | |
| Title | | | |
| CPU CFL-H : DDI/EDP | | | |
| Size A | Document Number GK5CN6X | | Rev V A |
| Date: Tuesday, February 06, 2018 | | Sheet 8 of 72 | |




Intel recommends placing test points on the board for CFG pins.


- **CFG[0]:** Stall reset sequence after PCU PLL lock until de-asserted:
 - 1 = (Default) Normal Operation; No stall.
 - 0 = Stall.
- **CFG[1]:** Reserved configuration lane.
- **CFG[2]:** PCI Express* Static x16 Lane Numbering Reversal.
 - 1 = Normal operation
 - 0 = Lane numbers reversed.
- **CFG[3]:** Reserved configuration lane.
- **CFG[4]:** eDP enable:
 - 1 = Disabled.
 - 0 = Enabled.
- **CFG[6:5]:** PCI Express* Bifurcation
 - 00 = 1 x8, 2 x4 PCI Express*
 - 01 = reserved
 - 10 = 2 x8 PCI Express*
 - 11 = 1 x16 PCI Express*
- **CFG[7]:** PEG Training:
 - 1 = (default) PEG Train immediately following RESET# de assertion.
 - 0 = PEG Wait for BIOS for training.
- **CFG[19:8]:** Reserved configuration lanes.



| Tong Fang(Suzhou) | | | |
|---|--------------------------------|---------|--|
| 同方国际信息技术有限公司 Export Processing Zong.No.200 Cenrtal SuHong Road Suzhou Industrial Park,China TEL:0512-62829228 <OrgAddr> | | | |
| Title CPU CFL-H: MISC/CLK/JTAG/CFG | | | |
| Size B | Document Number GK5CN6X | Rev V A | |
| Date: Tuesday, February 06, 2018 | Sheet 9 | of 72 | |








VSSGT_SENSE
VCCGT_SENSE


CFL_H_62_INT_IP_ORB_CFLH




571391_CFL_PDG_V0.71
VCCGT
Under CPU
10 x 0402 10uF
12 x 0201 1uF
Near CPU
3 x 0805 47uF
7 x 0603 22uF




DECOUPLING NEAR CPU



DECOUPLING NEAR CPU






BOTTOM SIDE DECOUPLING UNDER CPU



BOTTOM SIDE DECOUPLING UNDER CPU


FOR EMI solution






| | |
|----------------------|--------------|
| 571391_CFL_PDГ_V0.71 | |
| VCCSA | VCCST |
| Under CPU | Under CPU |
| 7 x 0402 10uF | 1 x 0201 1uF |
| 1 x 0201 1uF | |
| Near CPU | VCCSTG |
| 2 x 0805 47uF | Under CPU |
| 2 x 0603 22uF | 1 x 0201 1uF |
| VDDQ | VCCPLL |
| Under CPU | Under CPU |
| 4 x 0603 22uF | 1 x 0201 1uF |
| 11 x 0402 10uF | |
| VCCIO | VCCPLL_OC |
| Under CPU | Under CPU |
| 3 x 0402 10uF | 2 x 0201 1uF |
| 3 x 0402 N/A | |

+1.2VS
FOR EMI solution



+VCCSA
FOR EMI solution



Tong Fang(Suzhou)


同方国际信息技术有限公司

Export Processing Zong.No.200 Cenrtal SuHong Road



Suzhou Industrial Park,China

TEL:0512-62829228 <OrgAddr4>

| | | |
|------------------------------|----------------------------|----------------|
| Title | | |
| CPU CFL-H : VCCSA/VCCIO/VDDQ | | |
| Size | Document Number | Rev |
| B | GK5CN6X | V A |
| Date: | Tuesday, February 06, 2018 | Sheet 13 of 72 |



| BBS_BIT0 - BIOS BOOT STRAP BIT 0 | | |
|----------------------------------|----------|--------------------|
| BOOT BIOS STRAP | | |
| BBS_BIT1 | BBS_BIT0 | BOOT BIOS LOCATION |
| 0 | 0 | LPC |
| 0 | 1 | RESERVED(NAND) |
| 1 | 0 | |
| 1 | 1 | SPI |



Tong Fang(Suzhou)

同方国际信息技术有限公司
Export Processing Zong, No. 200 Cenrtal SuHong Road
Suzhou Industrial Park, China
TEL: 0512-62829228
<OrgAddr4>

Title

PCH CFL-H : SPI

Size

Document Number

Rev

A

GK5CN6X

VA

Date:


Tuesday, February 06, 2018

Sheet

15


of


72




| USB2.0 Configuration Table | |
|----------------------------|---------------------------|
| USB1 | TYPE-C Port |
| USB2 | CardReader on USB3.0 DB |
| USB3 | N/A |
| USB4 | USB3.0 Port1 on USB3.0 DB |
| USB5 | TYPE-C Port |
| USB6 | ME Keyboard CONN |
| USB7 | N/A |
| USB8 | N/A |
| USB9 | USB3.0 Port2 on USB3.0 DB |
| USB10 | N/A |
| USB11 | USB3.0 Port1 on USB3.0 DB |
| USB12 | USB2.0 PORT on Audio DB |
| USB13 | Web Camera |
| USB14 | Bluetooth |

| USB OC Configuration Table | |
|----------------------------|--------------|
| OC0 | TYPE_C_OC# |
| OC1 | N/A |
| OC2 | USB3.0 DB |
| OC3 | AUDIO_USB DB |
| OC4 | N/A |
| OC5 | N/A |
| OC6 | N/A |
| OC7 | N/A |





 同方国际信息技术有限公司

Tong Fang(Suzhou)
Export Processing Zong, No. 200 Cenrtal SuHong Road
Suzhou Industrial Park, China
TEL: 0512-62829228 <OrgAddr4>

Title

PCH CFL-H : DDI CONTROL


Size
A

Document Number
GK5CN6X

Rev
V A


Date: Tuesday, February 06, 2018

Sheet 19 of 72




| USB3.0 Configuration Table | |
|----------------------------|--------------|
| USB3_1 | TYPE-C |
| USB3_2 | N/A |
| USB3_3 | TYPE-C |
| USB3_4 | N/A |
| USB3_5 | USB3.0 Port2 |
| USB3_6 | USB3.0 Port1 |
| USB3_7 | N/A |
| USB3_8 | N/A |
| USB3_9 | No Function |
| USB3_10 | No Function |

Change +3.3V to 3VS in order to prevent leakage to +3.3V under S3
RC_IN : VSTBY power plane in EC



| | |
|--|----------------------------|
| Tong Fang(Suzhou) Export Processing Zong, No.200 Central SuHong Road Suzhou Industrial Park, China TEL: 0512-62829228 <OrgAddr4> | |
| | |
| Title | |
| PCH CFL-H : USB3.0/LPC | |
| Size | Document Number |
| Custom | GK5CN6X |
| Date: | Tuesday, February 06, 2018 |
| Sheet | 20 of 72 |
| Rev | V A |



SRCLKREQ#[15:0] to CLKOUT_PCIE_P/N[15:0] Mapping Requirements

- SRCCLKREQ#[7:0] signals can be mapped to any of the CLKOUT_PCIE_P/N[7:0] differential clock pairs
- SRCCLKREQ#[15:8] signals can be mapped to any of the CLKOUT_PCIE_P/N[15:8] differential clock pairs


Any un-used SRCCLKREQ# signal must be left as no connects.




**Tong Fang(Suzhou)**

同方国际信息技术有限公司








Export Processing Zone, No. 200 Central SuHong Road
Suzhou Industrial Park, China
TEL: 0512-62829228 <OrgAddr4>

| | | |
|-----------------|----------------------------|----------------|
| Title | | |
| PCH CFL-H : CLK | | |
| Size | Document Number | Rev |
| A | GK5CN6X | V A |
| Date: | Tuesday, February 06, 2018 | Sheet 21 of 72 |







| | | | |
|--|----------------------------|-------------------------------|----------|
|  同方国际信息技术有限公司 | | Tong Fang(Suzhou) | |
| Export Processing Zong, No. 200 Central SuHong Road | | Suzhou Industrial Park, China | |
| TEL: 0512-62829228 | | <OrgAddr4> | |
| Title | | | |
| PCH CFL-H : GND/RSVD | | | |
| Size | Document Number | Rev | V A |
| Custom | GK5CN6X | | |
| Date: | Tuesday, February 06, 2018 | Sheet | 24 of 72 |




Main

```
HDMI R2.0 670MHz NV Supported
HDMI R1.4 340MHz Intel Supported
```




| | | | |
|---|-----------------------------------|--|----------|
|  同方国际信息技术有限公司 | | Tong Fang(Suzhou) Export Processing Zong.No.200 Cenrtal SuHong Road Suzhou Industrial Park, China TEL:0512-62829228 <OrgAddr> | |
| | | Title HDMI | |
| Size B | Document Number GK5CN6X | Rev VA | |
| Date: | Tuesday, February 06, 2018 | Sheet | 28 of 72 |


MINI DP port1




MINI DP port2



POWER DB CONN.




PWR SW




| | | | |
|--|-----------------------------------|---|------------|
|  Tong Fang(Suzhou) | | Export Processing Zong, No. 200 Cenrtal SuHong Road Suzhou Industrial Park, China TEL: 0512-62829228 <OrgAddr4> | |
| 同方国际信息技术有限公司 | | | |
| Title PSW/PWR DB CON | | | |
| Size A | Document Number GK5CN6X | | Rev V A |
| Date: | Tuesday, February 06, 2018 | Sheet 31 of 72 | |


SATA-HDD



M.2 WIFI




WLAN




M.2 SSD

SSD2





SSD1




AMP VDD




EXT MIC / EXT LINE IN / EXT USB JACK



FAN CONTROLLER 0




FAN CONTROLLER 1




| | | | |
|---|----------------------------|-------------|------------|
| Tong Fang(Suzhou) 同方国际信息技术有限公司 | | | |
| Export Processing Zong.No.200 Cenrtal SuHong Road Suzhou Industrial Park,China TEL:0512-62829228 <OrgAddr4> | | | |
| Title EXT_AUDIO/EXT_USB/FAN | | | |
| Size B | Document Number GK5CN6X | | Rev V A |
| Date: | Tuesday, February 06, 2018 | Sheet 35 | of 72 |


EXT USB3.1 DB



UART debug port




LPC debug port




| | | | |
|--|-----------------|-------------------------------|---------|
|  同方国际信息技术有限公司 | | Tong Fang(Suzhou) | |
| Export Processing Zone, No. 200 Central SuHong Road | | Suzhou Industrial Park, China | |
| TEL: 0512-62829228 | | <OrgAddr4> | |
| Title | | | |
| EXT USB3.0 | | | |
| Size A | Document Number | | Rev V A |
| | GK5CN6X | | |
| Date: Tuesday, February 06, 2018 | | Sheet 36 of 72 | |


Touch Pad&Finger Print



USB3.1 with Type-C Port




Light bar Control




Tong Fang(Suzhou)
同方国际信息技术有限公司
Export Processing Zong.No.200 Cenrtal SuHong Road
Suzhou Industrial Park,China
TEL:0512-62829228 <OrgAddr>

| | | | |
|-------|----------------------------|--------------|----------|
| Title | | TP/USB/TYPEC | |
| Size | Document Number | Rev | |
| B | GK5CN6X | V A | |
| Date: | Tuesday, February 06, 2018 | Sheet | 37 of 72 |


DC IN




Discharge Resistor






HIGH-SPEED CAP



PCB HOLE



THERMAL HOLE



Tong Fang(Suzhou)

同方国际信息技术有限公司

Export Processing Zone, No.200 Central SuHong Road

Suzhou Industrial Park, China

TEL:0512-62829228

<OrgAddr4>

Title

DC IN/TPM/D-Resis/HOLE

Size

Document Number

Rev

V A

Date:

Tuesday, February 06, 2018



Sheet

39


of

72


5VAL Converter




VCCIO Converter



1.8VA Converter



1.05VA Converte



18,30,41,43,44

PM_SLP_S3#

SUS_ON_S4# R3372

RUN_ON R3376

R3377

10K-04

0-04


@0-04

C3623
.1U-16-04R-K

+1.05VA_PCH

U105

+1.05VS_CPU

C3626
1U-10-04R-KVOUT1
VOUT1
CT1
GND
CT2
VOUT2
VOUT2
GND

S1



+1.05V_CPU



C3625

C3627

@2200P-50-04X-K

@2200P-50-04X-K



C3626

C3627



18,30

PM_SLP_S4#

R3378

0-04

D5

BAT54C-7-F

30

SUS_ON


R108
100K-04Calvin
20171126

SUS_ON_S4#

+5VA

U104

+5V

C3630
1U-10-04R-KVOUT1
VOUT1
CT1
GND
CT2
VOUT2
VOUT2
GND

S1

VOUT1
VOUT1
CT1
GND
CT2
VOUT2
VOUT2
GND

S1



+5VS



C3616

C3617

@2200P-50-04X-K

@2200P-50-04X-K



C3616

C3617



+3.3VA

+5VA

U106

+3.3VS

SUS_ON_S4#

RUN_ON

C3622
1U-10-04R-K

C3620

2200P-50-04X-K





C3621



| | | | | | |
|--|-----------------------------------|-------------|---|----------|------------|
|  同方国际信息技术有限公司 | | | Export Processing Zong.No.200 Cenrtal SuHong Road Suzhou Industrial Park,China TEL:0512-62829228 <OrgAddr4> | | |
| Title VCC SW | | | | | |
| Size A | Document Number GK5CN6X | | | | Rev V A |
| Date: Tuesday, February 06, 2018 | | Sheet 42 | | of 72 | |

1.2VS/VTT/2.5VS





**Tong Fang(Suzhou)**

同方国际信息技术有限公司


Export Processing Zong, No.200 Cenrtal SuHong Road
Suzhou Industrial Park, China
TEL:0512-62829228

<OrgAddr4>

| | | |
|-------------------|----------------------------|----------------|
| Title | | |
| IMVP8 MP2949AGQKT | | |
| Size B | Document Number | Rev V A |
| | GK5CN6X | |
| Date: | Tuesday, February 06, 2018 | Sheet 44 of 72 |

VCCCORE

VCORE:0.55~1.52V Vboot:0V
Core: Iccmax=68A
Core: TDC=50A
FSW:600KHz
di(IccMax transient):58A
dt(Slew time for the di step):65ns
IMVP8 Domain Address HEX:00h
LL:1.8m ohm



Tong Fang(Suzhou)
Export Processing Zong.No.200 Cenrtal SuHong Road
Suzhou Industrial Park,China
TEL:0512-62829228 <OrgAddri4>


VCCGT

```
VGT:0.55V~1.52V Vboot:0V
GT: Iccmax=55A
GT: TDC=25A
FSW:600KHz
di(IccMax transient):39A
dt(Slew time for the di step):65ns
IMVP8 Domain Address HEX:01h
LL:2.65m ohm
```

High side
Rds(on) TYP:10.5mohm

Low side
Rds(on) TYP:3.7mohm

MP86910B
ITDC:20A
ICCMAX:35A




VCCSA


```
VCCSA:0.55~1.52V Vboot:1.05V
VCCSA: Iccmax=11.1A
VCCSA: TDC=10A
FSW:600KHz
di(IccMax transient):3A
dt(Slew time for the di step):200ns
IMVP8 Domain Address HEX:02h +3.
LL:10m ohm
```


High side
Rds(on) TYP:19.5mohm

Low side
Rds(on) TYP:7.9mohm

MP86901A
ITDC:12A
ICCMAX:25A




| | | | |
|---|--|--|-------------------|
|  同方国际信息技术有限公司 | | Tong Fang(Suzhou) Export Processing Zong.No.200 Cenrtal SuHong R Suzhou Industrial Park,China TEL:0512-62829228 <OrigAddr4> | |
| Title NV-PCIE | | | |
| Size Custom | Document Number GK5CN6X | | Rev V A |
| Date: Tuesday, February 06, 2018 | | Sheet 46 | of 72 |





Calvin 20171106
swap FBC_D63&FBC_D61


G10
4/23 FBC


N17E-G1-A1,GP106-750-A1














| Voltage (V) | | | |
|-------------|-----------------------|--------|-------|
| LEVEL | Min | Normal | Max |
| H | 1.5 | 1.8 | 1.854 |
| M | 0.5 | 0.9 | 1.3 |
| L | 0 | 0 | 0.3 |
| Invalid | 1.3V<pin voltage<1.5V | | |
| | 0.3V<pin voltage<0.5V | | |

| ROW INDEX | STRAP PIN | | | |
|-----------|-----------|--------|----------|--|
| | ROM SO | ROM SI | ROM SCLK | |
| 15 | L | L | L | |
| 14 | L | L | H | |
| 13 | L | H | L | |
| 12 | L | H | H | |
| 11 | H | L | L | |
| 10 | H | L | H | |
| 8 | H | H | H | |
| 0 | H | H | M | |

| TOTAL LINK | TOTAL EN AUDIO | ROW INDEX |
|------------|----------------|-----------|
| 4 | 4 | 15 |
| 3 | 3 | 14 |
| 2 | 2 | 12 |
| 3 | 2 | 12 |
| 4 | 3 | 13 |


Display Link 15

Based on RVL_07916_001_V10 JUNE 2017

| GDDR5 | | | | | | |
|---------|---------|--------------------------|-------|---------|---------|---------|
| Density | Vendor | Part Number | Strap | Strap 2 | Strap 1 | Strap 0 |
| 8Gb | Samsung | K4G80325FB-HC25 B-die | 0X0 | L | L | L |
| 8Gb | Micron | MT51J256M32HF-80:A A-die | 0X1 | L | L | H |
| 8Gb | Hynix | H5GQ8H24MJR-R4C M-die | 0X2 | L | H | L |
| 4Gb | Samsung | K4G41325FE-HC25 E-die | 0X7 | H | H | H |
| 4Gb | Hynix | H5GQ4H24AJR-R4C A-die | 0X6 | H | H | L |
| 4Gb | Micron | | | | | |

POWER

1.35V/1.55V
1.35V/1.50V
1.35V/1.55V
1.35V/1.55V
1.35V/1.55V
1.35V/1.55V



Strap5,4,3 LLH

1:SMB_ALT_ADDR ENABLE
0:SMB_ALT_ADDR DISABLE

1:DEVID_SEL REBRAND
0:DEVID_SEL ORIGNAL





1:PCIE_CFG LOW POWER
0:PCIE_CFG HIGH POWER

1:VGA_DEVICE ENABLE
0:VGA_DEVICE DISABLE








| | | | | | |
|--|-----------------------------------|----------------|---|--|------------|
|  同方国际信息技术有限公司 | | | Export Processing Zong, No. 200 Central SuHong Road Suzhou Industrial Park, China TEL: 0512-62829228 <OrgAddr4> | | |
| Title STRAP | | | | | |
| Size A | Document Number GK5CN6X | | | | Rev V A |
| Date: Tuesday, February 06, 2018 | | Sheet 58 of 72 | | | |

Maximum VRAM case Temp is 85 celsius degree








Maximum VRAM case Temp is 85 celcibus degree







MEM_FBC[31_0]




MEM_FBC [63_32]






PEX_VDD Converter



1V8_AON/1V8_MAIN




| BOM option | |
|-------------|---------------|
| up9509 | UPl642T |
| R971=300K | R971=82K |
| R955=15Kohm | R955=16Kohm |
| C255=1000pF | C255=4700pF |
| R950=30K | R950=NC |
| R288=22K | R288=NC |
| R979=1Kohm | R979=11.3Kohm |
| R984=1Kohm | R984=11.3Kohm |
| R985=510ohm | R985=11.3Kohm |


| PSI | Mode |
|------|------------------|
| 1.8V | Full phase CCM |
| 0.9V | single phase CCM |
| 0 | Single-Phase DCM |

20171128
Calvin


VEN_L<=0.6V

VEN_H>=1.2V







| | | | | |
|--------|----------------------------|--|-----------------|---------|
| Title | | | DGPU NVDD POWER | |
| Size B | Document Number | | GK5CN6X | Rev V A |
| Date: | Tuesday, February 06, 2018 | | Sheet 68 | of 72 |



FBVDDQ_MEM



POWER SEQUENCE



POWER UP sequence is required: +1.8V_AON->+1.8V_MAIN->+NVVDD->+NVVDDS/+1.0V_PEX_DVDD->+1.5V_FBVDDQ_MEM

- 1.The ramp time for any rail must be more than 40us and is recommended to be less than 2ms.
- 2.t1 From +1.8V_MAIN_EN to +1.0V_PEX_DVDD/+NVVDD_PGOOD) must NOT exceed 4ms.
- 3.The ramp-up overshoot should not exceed the silicon reliability limit voltage
- 4.Power up +NVVDD must be 90% before +1.0V+PEX_DVDD and NVVDDS can start ramp up.
- 5.Power up +1.8V_AON must be 90% before 3.3V ramp up.
- 6.All 3.3V devices that connect to the GPU must be powered after +1.8V_AON ; GPU can't have any 3.3V leakage path before +1.8V_AON present.
- 7.The propagation delay between +1.8V_MAIN_EN and the NVVDD_EN pin needs to be less than 300us during both power up and power down.

POWER DOWN sequence is required

- 1.+NVVDDS/+1.0V_PEX_DVDD must ramp down before NVVDD.
- 2.All other power rails can ramp down together with NVVDD.
- 3.+1.8V_MAIN must power down after NVVDD power down
- 3.The propagation delay between +1.8VMAIN_EN and the NVVDD_EN pin needs to be less than 300us during both power up and power down.
- 4.All 3.3V devices that connect to the GPU must be ramp down before +1.8V_AON; GPU can't have any 3.3V leakage path after +1.8V_AON and +1.8V_MAIN power down.
- 5.Power down NVVDDS and +1.0V_PEX_DVDD must be less than 10% before NVVDD can start ramp down.
- 6.Power down 3.3V must be less than 10% before +1.8V_AON can start ramp down.

| | |
|--|-----------------|
| Tong Fang(Suzhou) | |
| 同方国际信息技术有限公司 Export Processing Zone No.200 Central Suzhou Road | |
| Suzhou Industrial Park, China | |
| TEL: 0512-82828228 <0512-82828228> | |
| Title | |
| DGPU POWER SEQUENCING | |
| Size | Document Number |
| C | GK6CN6X |
| Date | Rev |
| Tuesday, February 06, 2018 | VA |
| Sheet | 71 of 72 |

Date Chang History

| | |
|---|--|
| 20171026 Modify +1.0VA_PCH to +1.05VA_PCH Modify +1.05VS_CPU to +1.05VS_CPU Modify +1.00V_CPU to +1.05V_CPU Correct VCCIO enable | 20171206 modify EC ROM to GD25Q20CTIGR 20180114 P28 Modify HDMI detect P20 Modify USB3 port5 P29 Modify MINI DP EDID BUS,detect P66 Reserve for DGPU power off sequence P39 Cancel DC-IN fuse P30 Modify ME KB P38 Modify PA MOS GATE CAP P18 Modify PM_RSMRST# pull low 100K on |
| 20171027 Modify LAN from PCIE PORT5 TO PCIE PORT14 Modify WIFI from PCIE PORT6 TO PCIE PORT15 | |
| 20171028 Correct Q123 enable to NVDDS_PEX_VDD_EN P31 ADD FAN_BOOST#.CN pull up,reserve_QKEY1_CN#,QKEY2_CN# pull up P65 remove VININ,VIN2N,VIN3N 665K resistor P67 reserve NVDD remote sense pull low pull high close to controller | 20180115 P37 +5V TO +5V TYPECP,+5VS to +5VA P35 AUDIO +5VS TO +5VA P36 CNUSB1 +5VS to +5VA ADD PIN5 to USB 5V POWER P40 remove +5VA/+3VA jumper P41 remove 1.05/VCCIO/1.8V jumper P22/23 modify CNVI POWER to internal 1.8V P44 modify 2949A 3.3VA to 3.3V as same as driver power P45 remove CPUCORE VIN jumper P46 REMOVE VCCGI/VCCGA VIN jumper P43 REMOVE 1.2VS VIN JUMPER |
| 20171030 P30 modify GPE1 to board id 2 for ID1&ID2 P43 modify C193 to 10 uf P30,35 Modify FAN to 4PIN,modify FAN_PWM_CTRL P69 reserve R98&C54&R993 for NV check P57 GPIO9 PULL UP FOR NV CHECK | |
| 20171031 P72 correct EDP VIN ON OFF | 20180116 P30 REMOVE ALL ME ESD P32 REMOVE HDD RESERVE SCH P46 RESERVE 330U FOR GT |
| 20171102 P30 ADD ECSCI# pull low resistor P33 reserve L42 for 8111GS,ADD 4.7u CAP | |
| 20171106 swap FBC D63&FBC D61 P28 HDMI Add S1,B4,B5,B6,B8,B11,B17 FOR NV REQUEST remove 1.2VS_DDR_PG ADD PE_VCORE_FW P46 change VCCSA From MP86901-BGLT to MP86901-AGQT P17 Modify thermtrip ADD US/UK KB solution | |
| 20171108 ADD C3628,C3631,C3634 for 1.05VA Modify CPUCORE IMON,GTCCORE IMON | |
| 20171109 P39 DCIN Modify bead to fuse DEL safety protect 3*3 MOS P70,58 ADD MICRON 8Gb 1.35/1.50V power information P57 PEX_RST_HOLD# GC6 Can be NC(unstuff 10K now) P57 Routing out GPIO16 pull up to 1V8 AON P66 ADD NVVDD/NVVDES PG00D loopback circuit | |
| 20171110 P39 remove H1 P34 modify speaker output EMI CAP location P18 ADD SUB battery connector for ID1,ID2 P39 modify H2,H10,H13,H15,H16 footprint P30 ADD EDS solution for KB to EC | |
| 20171113 P68 ADD 330uf for NVVDD | |
| 20171126 P27 modify EDP connector PIN19 to 3.3V power P42 ADD SUS_ON S4# pull low 100Kohm P28 change R430/Q54 for HDMI signal P40 change SVA input CAP 10+10+1+1 P68 remove NVVDD snubber P67 R239 to 4.7ohm | |
| 20171128 P66/42 modify APL3523QBI-TRG to APE8910_GN3B | |
| 20171129 P44 remove PE_VCORE_FW pull high | |
| 20171130 P52 ADD 2pcs 10nf CAP for simulation solution P34 modify SPK define | |
| 20171201 P32/16 change SSD PCIE form port17,18,19,20 to port 21,22,23,24 for suppot NVME P42 Reserve 0ohm for PM_SLP_S4# P9 R249 ON P44 modify reserve PE_VCORE_FW pull high to +3.3VA,modify R514 to 10K-04 | |
| 20171202 P30 ADD R150,R153,R159 1K-04 P18 clear cmos solution modify to SVA_PG from 1.05V_PG,@R931 P44 R558,R559 modify value P30 R155 10K-04->10K-1-04,ADD C293 Separate KB power for ME KB power saving P21 C281,C280 to 16pf P27 RESERVE C305 4.7uf for +5V_3.3V_LCD P40 ADD SVA VIN 1UF P32 modify CNRD01 S2 to +5V HDD P38 R194 to 196K-1-04/R187 To 28K-1-04 | |
| 20171204 P17 H_THERMTRIP_N modify P40 AUX OFF modify ADD FBVDDQ 22*12 pcs for Memory margin issue ADD 50mohm-1w-1206 *3 for DGPU performance issue | |
| 20171205 RESERVE SVA FB 0.1UF CAP modify H14 footprint DEL R1085,R1093 | |

Tong Fang(Suzhou)

同方国际信息技术有限公司

Export Processing Zone,No.200 Cental SuHong Road

Suzhou Industrial Park,China

TEL:0512-62829228

<OrgAddr>

Title

History

Size

Document Number

Rev

Custom

GK5CN6X

V A

Date:

Tuesday, February 06, 2018

Sheet

72

of

72